Automatic verification of finite state concurrent system using temporal logic specifications a practical approach.pdf